UTILITY PATENT APPLICATION AND FEE TRANSMITTAL

prney Docket No. 15.18/5053

ASSISTANT COMMISSIONER FOR PATENTS **Box PATENT APPLICATION**

Washington, D.C. 20231

press Mail Label No.: EL 484 106 698 US

Inventor(s): Atsushi KANDA

SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME For:

APPLICATION ELEMENTS:

22 pages of Specification including an Abstract of the disclosure

4 Sheets of drawings (□ informal ■ formal)

Declaration and Power of Attorney.

An assignment of the invention to with Recordation Cover Sheet.

Certified Copy(ies) of claimed priority document(s) no. 11-186638 filed June 30, 1999 and 2000-162322

filed May 31, 2000 WILL FOLLOW _ with references. IDS enclosed.

Return Receipt Postcard.

			CALCULATION	N OF FEES			
	ITEM	NO. OF CLAIMS FILED MINUS BASE*		NO. OF CLAIMS OVER BASE	X SM/LG ENTITY FEE	\$ AMOUNT	\$ FEE
1 A	TOTAL CLAIMS FEE	47	- 20* =	27	X \$9 or X \$18	\$486	
В	INDEPENDENT CLAIMS FEE**	5	- 3*=	2	X \$39 or X \$78	\$156	
C	SUBTOTAL - ADDITIONAL CLAIMS FEE (ADD FINAL COLUMN IN LINES A + B)						\$642
D D	SMALL ENTITY FEE = \$130 MULTIPLE-DEPENDENT CLAIMS FEE LARGE ENTITY FEE = \$260					\$	
E E	SMALL ENTITY FEE = \$345 BASIC FEE* LARGE ENTITY FEE = \$690					\$690	
₫ F	TOTAL FILING FEE (ADD TOTALS FOR LINES C, D, AND E)					\$1,332	
G							
127	ASSIGNMENT RECORDING FEE \$ 40					\$	
H -	**LIST INDEPENDENT CLAIMS 1, 17, 22, 39, and 44					\$	

-	Please charge my Deposit Account No. 50-0585 the amount of	\$0	A copy of this letter is enclosed.
<u>X</u>	A check in the amount of	\$1,332	to cover the filing fee is enclosed.
_	A check in the amount of	\$0	to cover Assignment Recordation fee is enclosed.
v			

The Commissioner is hereby authorized to charge payment of the following fees associated with this <u>X</u> communication or credit any overpayment to Deposit Account No. 50-0585. A copy of this sheet is enclosed.

<u>X</u> Any additional filing fees required under 37 CFR 1.16.

Any patent application processing fees under 37 CFR 1.17.

The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 01-1651.

Any patent application processing fees under 37 CFR 1.17.

The issue fee set in 37 CFR 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 CFR

Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

June 30, 2000

Alan S. Raynes Reg. No. 39,809

Customer No. 24033 KONRAD RAYNES & VICTOR LLP 1180 South Beverly Drive, Suite 501 Los Angeles, California 90035 U.S.A.

Signature

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re ap Atsush Serial I Filed:	ni KANI No: NE	DA))))	Art Unit: unassigned Examiner: unassigned
For:	SEMI	CONDUCT	OR DEVICES	AND METH	HODS O	F FABRICATING THE SAME
		<u>CEF</u> "Ex	press Mail" M	MAILING 'ailing Label of Deposit: J	No. EL	EXPRESS MAIL 484 106 698 US , 2000
Assista	ant Con	pplication nmissioner D.C. 2023				
Dear Si	ir:					
	I herel	oy certify th	at			
	X X X X	check in a patent appatent abstract) u	ınder 37 CFR wings (4 shee	332 as filir pages of sp 1.53 (b)	ng fee ecificati	ion; <u>47</u> claims; <u>1</u> pages of
are beir Address are add	see" se	ervice with:	the United Sta sufficient posta	ates Postal : age under 3	Service 7 CFR	"Express Mail Post Office to 1.10 on the date indicated above and
	Assista	atent Applic ant Commis ngton, D.C.	sioner for Pat	ents		
						<u>June 30, 2000</u> Date of Deposit
						•
						<u>Alan S. Raynes</u> Name of person mailing papers
						Alan S. Rayung

25

30

EL 484 106 698 US 15.18/5053

SEMICONDUCTOR DEVICES AND METHODS OF FABRICATING THE SAME

Inventor: Atsushi Kanda

5

Japanese patent application no. 11-186638, filed June 30, 1999, is hereby incorporated by reference in its entirety. Japanese patent application no. 2000-162322, filed May 31, 2000, is hereby incorporated by reference in its entirety.

10 Field of the Invention

The present invention relates to a pad structure of a semiconductor device, particularly to semiconductor devices having a pad on which a connection is formed, and methods of fabricating the same.

15 Background

In spite of improvement of high integration of semiconductor integrated circuits and miniaturization of semiconductor chips, it has been difficult to reduce the size of a pad having a region electrically connected with the external components to a satisfactory level. This is because a pad has to be provided with a certain dimension to ensure stable electric connection with bonding wires, bumps, and the like, and to avoid a high resistance in the connecting point.

In addition, for a pad on which a bump is formed, it should be considered to keep adequate coverage for an aperture in a protective insulating layer. If there is a large and steep step around an aperture in a protective insulating layer, a barrier layer may not exhibit adequate coverage, resulting in breakage of the barrier layer.

For example, Japanese Patent Application Laid-open No. 10-189606 discloses a technique to attempt to overcome such a problem. In the technique of this patent application, a protective insulating layer formed on a metal pad of a semiconductor substrate has a connection aperture having steps for a bump of a semiconductor device. In forming such a protective insulating layer, an insulating layer on a metal pad is subjected to photo etching several times using a plurality of masks with different diameters to form an aperture

having steps. Since this method requires a number of photolithography steps, a plurality of photo-masks are necessary for the photolithographic operation. As a result, although the coverage of the barrier layer is improved by this method, a cleaning step or the like is required during and prior to each photolithographic operation. This results in an undesirable increase in the number of fabrication steps and production costs.

Summary

5

10

15

20

25

One embodiment relates to a semiconductor device including a pad which is formed on an insulating layer. The pad includes an electric connection region to connect with external components. The device includes a protective insulating layer which is formed on the insulating layer and the pad and has an aperture for exposing the electric connection region. At least part of a side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to a top surface of the pad. The protective insulating layer includes at least first and second insulating layers, each of which has a side surface exposed to the aperture.

Another embodiment relates to a semiconductor device including a pad which is formed on an insulating layer and includes an electric connection region to connect with external components. The device includes a protective insulating layer which is formed on the insulating layer and the pad and includes an aperture over at least part of the electric connection region. A side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to a top surface of the pad.

Another embodiment relates to a method of fabricating a semiconductor device including: forming a pad with a predetermined pattern on an insulating layer; forming a protective insulating layer on the insulating layer and over the pad by sequentially forming at least first and second insulating layers; forming a mask layer on the protective insulating layer, the mask layer having an aperture in a region corresponding to an electric connection region of the pad; and selectively etching the first and second insulating layers by using the mask layer as a mask to expose the electric connection region.

Still another embodiment relates to a method of fabricating a semiconductor device

10

15

25

EL 484 106 698 US 15.18/5053

comprising: forming a pad with a predetermined pattern on an insulating layer; forming a protective insulating layer on the insulating layer over the pad; forming a mask layer on the protective insulating layer, the mask layer having an aperture in a region corresponding to an electric connection region of the pad; and patterning the protective insulating layer by isotropic etching with the mask layer as a mask to expose the electric connection region.

Another embodiment relates to a bonding pad structure including a bonding pad formed over a portion of a substrate and an insulating region formed over a portion of the bonding pad, wherein the bonding pad includes an area surrounded by and uncovered by the insulating region. The insulating region includes a side surface surrounding the uncovered area of the bonding pad, wherein at least part of the side surface is tapered and has an acute angle to a top surface of the bonding pad.

Brief Description of the Drawings

Certain embodiments of the invention are described with reference to the accompanying drawings which, for illustrative purposes, are schematic and not necessarily drawn to scale.

Fig. 1 is a cross-sectional view showing a passivation structure of the pad in a semiconductor device according to a first embodiment of the present invention.

Fig. 2 is a plan view showing an arrangement of the pad in a semiconductor device according to a first embodiment of the present invention.

Fig. 3 is a plan view showing an arrangement of the pad in a comparative semiconductor device.

Fig. 4 is a cross-sectional view showing a method of fabricating a pad in a semiconductor device according to an embodiment of the present invention.

Fig. 5 is another cross-sectional view showing a method of fabricating a pad in a semiconductor device according to an embodiment of the present invention.

Fig. 6 is still another cross-sectional view showing a method of fabricating a pad in a semiconductor device according to an embodiment of the present invention.

Fig. 7 is a cross-sectional view showing a passivation structure of a pad in a

10

15

20

25

EL 484 106 698 US 15.18/5053

semiconductor device according to another embodiment of the present invention.

Detailed Description of Preferred Embodiments

Certain embodiments provide semiconductor devices which can be fabricated in a reduced number of steps by using only one mask for forming a pad that has a reliable passivation structure with a sufficient thickness and stress relaxation characteristics, as well as methods of fabricating such semiconductor devices.

According to a first embodiment of the present invention, there is provided a semiconductor device comprising a pad which is formed on an insulating layer and has an electric connection region with external components, and a protective insulating layer which is formed on the insulating layer and the pad and has an aperture for exposing the electric connection region, wherein at least part of a side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to a top surface of the pad, and wherein the protective insulating layer has first and second insulating layers each of which has a side surface exposed to the aperture.

According to this embodiment of a semiconductor device, the protective insulating layer includes at least two insulating layers to inhibit formation of cracks and to relax stress in the protective insulating layer. In addition, since at least part of the side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to the top surface of the pad, a barrier layer or the like can be provided with excellent coverage.

Various embodiments may include one or more of the following features.

- (A) An etching rate of a material forming the first insulating layer may be different from an etching rate of a material forming the second insulating layer. As a result, the configuration of the side surfaces of the first and second insulating layers can be controlled by selecting etching conditions.
- (B) The first insulating layer may be formed on the insulating layer, and the second insulating layer may be formed on the first insulating layer. The second insulating layer may be larger than the first insulating layer in thickness. For instance, the first insulating layer

10

15

20

25

EL 484 106 698 US 15.18/5053

may have a thickness of 400 nm to 600 nm; and the second insulating layer may have a thickness of 600 nm to 1400 nm. The thickness of the first insulating layer depends on the coverage for the protective insulating layer, and the thickness of the second insulating layer depends on the strength of the protective insulating layer.

(C) At least a side surface of the second insulating layer surrounding the electric connection region may be a tapered surface with an acute angle to the top surface of the pad. A tapered angle between the side surface of the second insulating layer surrounding the electric connection region and the top surface of the pad may be smaller than a tapered angle of the first insulating layer. Coverage for the barrier layer can be improved by forming the tapered angle in this manner.

Specifically, a tapered angle between the side surface of a portion of the second insulating layer surrounding the electric connection region and the top surface of the pad may be in the range of 30° to 60° , and an angle between the side surface of a portion of the first insulating layer surrounding the electric connection region and the top surface of the pad may be in the range of 60° to 90° .

- (D) The distance between an upper end of the side surface of the first insulating layer surrounding the electric connection region and a lower end of the side surface of the second insulating layer surrounding the electric connection region is preferably in the range of 0 μ m to 3 μ m, and more preferably 0 μ m to 1 μ m. The size of the pad can be decreased by setting the above distance to this range, which contributes to miniaturization of semiconductor devices. The above distance may be larger than zero, that is, the aperture in the second insulating layer may be larger than the aperture in the first insulating layer. This configuration reduces the height of steps in the aperture, which results in better coverage for the barrier layer, for example.
- (E) Furthermore, a bump electrode may be formed on the electric connection region in the pad through a barrier layer. Since the protective insulating layer of the present invention can improve the coverage for the aperture when forming a thin layer such as the barrier layer, the protective insulating layer is particularly suitable for use in semiconductor devices having a bump electrode.

15.18/5053

5

10

15

20

25

According to another embodiment of the present invention, there is provided a semiconductor device comprising a pad which is formed on an insulating layer and has an electric connection region with external components, and a protective insulating layer which is formed on the insulating layer and the pad and has an aperture for exposing the electric connection region, wherein a side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to a top surface of the pad, and is exposed to the aperture.

This embodiment differs from the above in that the protective insulating layer has a single insulating layer with a tapered configuration. Embodiments of this semiconductor device may have one or more of following features.

- (A) The protective insulating layer may have a thickness of 1000 nm to 2000 nm.
- (B) A tapered angle between the side surface of the second insulating layer surrounding the electric connection region and the top surface of the pad may be in the range of 10° to 80° .
- (C) Furthermore, a bump electrode may be provided on the electric connection region of the pad through a barrier layer.

According to a another embodiment of the present invention, there is provided a method of fabricating a semiconductor device comprising the steps of:

- (a) forming a pad with a predetermined pattern on an insulating layer;
- (b) forming a protective insulating layer on the insulating layer over the pad by sequentially forming at least a first and second insulating layers;
- (c) forming a mask layer on the protective insulating layer, the mask layer having an aperture in a region corresponding to an electric connection region of the pad; and
- (d) selectively etching the first and second insulating layers by using the mask layer as a mask to expose the electric connection region.

According to this method, the number of steps as well as production costs can be reduced by etching the first and second insulating layers using a single mask. The use of a single mask does not require any alignment tolerance for a plurality of masks, thereby enabling reduction of the size of a pad. This contributes to miniaturization of the

10

15

20

25

EL 484 106 698 US 15.18/5053

semiconductor device.

Methods of fabricating the semiconductor device of this embodiment of the present invention may have one or more of following features.

- (A) The second insulating layer may be patterned by isotropic etching. The first insulating layer may be patterned by anisotropic etching. A desired tapered angle can be provided to each insulating layer by selecting a suitable etching method for the first and second insulating layers.
- (B) The first and second insulating layers may be continuously patterned with the same mask layer.

According to another embodiment of the present invention, there is provided a method of fabricating a semiconductor device comprising the steps of:

- (a) forming a pad with a predetermined pattern on an insulating layer;
- (b) forming a protective insulating layer on the insulating layer over the pad;
- (c) forming a mask layer on the protective insulating layer, the mask layer having an aperture in a region corresponding to an electric connection region of the pad; and
- (d) patterning the protective insulating layer by isotropic etching with the mask layer as a mask to expose the electric connection region.

The method of fabricating a semiconductor device of this embodiment of the present invention may possess various features of embodiments discussed above.

A description of embodiments of the present invention in conjunction with Figures 1-7 follows.

Fig. 1 is a cross-sectional view showing a pad in which a bump electrode is formed in a semiconductor device according to an embodiment of the present invention.

In this embodiment, a pad 2 containing, for example, aluminum and a passivation layer (protective insulating layer) 3 having an aperture 3a in an electric connection region 21 which functions as an electrode pad are formed on an interlayer insulation layer 1. The semiconductor device has a conventionally known layer structure (not shown in the drawings) below the interlayer insulation layer 1. This layer structure comprises, for example, a semiconductor substrate on which semiconductor elements such as a MOSFET

10

15

20

25

EL 484 106 698 US 15.18/5053

and a bipolar transistor are formed, with at least one pair of layers, such as an interlayer insulation layer having an intercalation contact layer (such as a contact layer or via contact layer) and an insulating layer having a wiring layer formed thereon, formed on the semiconductor substrate.

The passivation layer 3 has a two-layer structure consisting of a silicon oxide layer (a first insulating layer) 31 and a silicon nitride layer (a second insulating layer) 32. The passivation layer 3 has a thickness sufficient to inhibit formation of cracks in the passivation layer 3 due to impact during a bump packaging operation and a structure to relax stress.

In this embodiment, the silicon nitride layer 32 is preferably thicker than the silicon oxide layer 31. For instance, the silicon oxide layer 31 has a preferred thickness of 400 nm to 600 nm, and the silicon nitride layer 32 has a preferred thickness of 600 nm to 1400 nm. Specifically, the silicon oxide layer 31 is made thin at a slow coating speed to ensure coverage with circuit elements having a smallest wiring rule. In contrast, the silicon nitride layer 32 is formed comparatively thickly to provide the passivation layer 3 with sufficient strength. Taking into account the strength and stress relaxation effect required for the passivation layer 3, the total thickness of the passivation layer 3 should preferably be 1200 nm or more.

In the present embodiment, a side surface 31a of the silicon oxide layer 31 and a side surface 32a of the silicon nitride layer 32, both surrounding the electric connection region 21, have a tapered configuration with an acute angle respectively to the top surface of the pad 2. The (tapered) angle A-1 of the silicon oxide layer 31 (an angle formed by the top surface of the pad 2 and the side surface 31a of the silicon oxide layer 31) differs from the tapered angle A-2 for the silicon nitride layer 32 (an angle formed by the top surface of the pad 2 and the side surface 32a of the silicon nitride layer 32).

The (tapered) angle A-1 for the silicon oxide layer 31 is preferably from 60° to 90° , and more preferably from 60° to 70° . The tapered angle A-2 for the silicon nitride layer 32 is preferably from 30° to 60° , and more preferably from 30° to 40° .

The tapered configuration of the side surfaces 31a and 32a of the silicon oxide layer 31 and the silicon nitride layer 32, or of at least the side surface 32a of the silicon nitride

10

15

20

25

EL 484 106 698 US 15.18/5053

layer 32, ensures excellent coverage for the barrier layer (not shown in Fig. 1) which will later be formed over the electric connection region 21, silicon oxide layer 31, and silicon nitride layer 32.

In the present embodiment, the silicon nitride layer 32 has a side surface 32a at a tapered angle which is smaller than that of the silicon oxide layer 31, and is self-aligned with respect to the silicon oxide layer 31. The distance D1 between the upper end of the side surface 31a of the silicon oxide layer 31 and the lower end of the side surface 32a of the silicon nitride layer 32 is preferably 0 μ m to 3 μ m, and more preferably 0 μ m to 1 μ m. Such a small distance D1 is enabled because patterning of the aperture in the silicon oxide layer 31 and silicon nitride layer 32 is performed by etching with the same mask layer, as described later.

Patterning of the silicon oxide layer 31 and silicon nitride layer 32 using the same mask enables lithographic operation without any alignment tolerance for a plurality of masks. Therefore, a maximum area can be secured for the electric connection region 21 and the pad 2 can be made narrower.

Specifically, as shown in the embodiment of Fig. 2, because the configuration having a plurality of pads 2 requires a fine pitch, an area for the electric connection region 21 should be provided along the longitudinal direction of the pad 2. Such a pad arrangement will be described by comparing the configuration of the embodiment shown in Fig. 2 and the configuration considering alignment tolerance for a plurality of masks as shown in Fig. 3.

Comparing the configuration of the present invention (Fig. 2) and the comparative configuration (Fig. 3), the area for the pad 2 in the electric connection region 21 in the present invention can be greater than in the electric connection region 521. Since no alignment tolerance for a plurality of masks is required when patterning the silicon oxide layer 31 and silicon nitride layer 32 with the configuration of the present invention, the pad 2 can be narrower than the comparative configuration.

More specifically, as the silicon oxide layer (first insulating layer) 531 and the silicon nitride layer (second insulating layer) 532 are patterned by using different masks, it is required to secure the alignment tolerance for a plurality of masks, as shown in Fig. 3. For

10

15

20

25

EL 484 106 698 US 15.18/5053

this reason, a side surface of the silicon oxide layer 531 and a side surface of the silicon nitride layer 532 are separated by a certain distance D2. The area for the pad 52 must be large corresponding to the distance D2 (usually about $10 \mu m$). In the configuration of the present invention, however, the area for the pad 2 can be reduced by the alignment tolerance for the plurality of masks.

Consequently, the semiconductor device ensures a fine pad arrangement which is useful for high integration of semiconductor integrated circuits and a decrease in size of semiconductor chips with high reliability.

(Fabrication method)

Figs. 4 to 6 are sectional views showing a method for fabricating a semiconductor device according to an embodiment of the present invention.

(1) As shown in Fig. 4, a pad 2 containing aluminum, for example, is selectively formed on the uppermost interlayer insulation layer 1. Next, the silicon oxide layer 31 and silicon nitride layer 32 are formed on the interlayer insulation layer 1 to cover the pad 2.

The silicon oxide layer 31 is formed to ensure the coverage for circuit elements possessing the smallest wiring rule using a high-density plasma CVD (Chemical Vapor Deposition) technique, for example. The silicon oxide layer 31 with a thickness of 400 nm to 600 nm is formed using a silane gas such as mono silane, oxygen, and an inert gas such as argon at a prescribed flow rate for a prescribed period of time.

The silicon nitride layer 32 is formed using a plasma CVD technique, for example. The silicon nitride layer 32 with a thickness of 600 nm to 1400 nm is formed using a silane gas such as mono silane, oxygen, and an inert gas such as argon at a prescribed flow rate for a prescribed period of time.

(2) Next, an aperture 4a is formed in a resist layer 4 with a thickness of 1,000 nm to 2,000 nm formed on the silicon nitride layer 32 in the area corresponding to the electric connection region 21 of the pad 2 using a lithographic technology as shown in Fig. 5.

Then, the silicon nitride layer 32 is patterned by isotropic etching using the resist layer 4 as a mask. Specifically, a dry etching (plasma etching) technology is used. O_2 and CF_4 are used as gases. The operation in this etching step can be controlled so as to allow the

10

15

20

25

EL 484 106 698 US 15.18/5053

silicon oxide layer 31 to be exposed beyond the area for the aperture 4a of the resist layer 4. The silicon oxide layer 31 isotropically etched in this manner has a slanted surface (a tapered configuration) for the side surface 32a. Etching conditions are selected to provide the tapered angle of the side surface 32a for the silicon nitride layer 32 preferably from 30° to 60°, and more preferably from 30° to 40°, as mentioned above. An example of suitable etching conditions includes an RF power of 900 W, a chamber pressure of 300 mTorr, and a gas flow of 270 sccm for CF₄ and 35 sccm for O₂.

Then, immediately following etching of the silicon nitride layer 32, anisotropic etching is performed using the same resist layer 4 as a mask. Specifically, a dry etching (plasma etching) technology is used. CHF₃ and CF₄ are used together with an inert gas such as argon. Anisotropic etching conditions are selected so as to provide a (tapered) angle of the side surface 31a for the silicon oxide layer 31 in the range of 60° to 90°, and more preferably from 60° to 70°. An example of suitable etching conditions includes an RF power of 1300 W, a chamber pressure of 300 mTorr, and a gas flow of 30 sccm for CHF₃, 30 sccm for CF₄, and 600 sccm for argon.

An aperture 3a for exposing the electric connection region 21 for the bottom pad 2 is formed by the etching step.

Next, after removing the resist layer 2 using a plasma peeling technique, for example, the product is sintered at 350°C to 450°C for about 10 min. to 20 min. to complete a passivation structure for pad 2 as shown in Fig. 1.

In the present embodiment, the passivation layer 3 consisting of the silicon oxide layer 31 and silicon nitride layer 32 has sufficient strength and thickness.

In addition, the passivation layer 3 can be formed by one lithographic step, specifically by using a single mask (a photo-mask). As a result, not only the number of steps for the fabrication can be reduced and the production cost reduced, but also the product has high reliability even if the size is reduced.

Furthermore, although only one lithography step is performed for exposing the surface of the electric connection region 21 of the pad 2, different etching methods are used for etching different layers to avoid formation of large and steep steps in the passivation

10

15

20

25

EL 484 106 698 US 15.18/5053

layer 3 (see process (2)). As a result, a step configuration for relaxing the step difference between the silicon oxide layer 31 and silicon nitride layer 32 can be formed, ensuring a step-less barrier layer without impairing the coverage.

(3) Fig. 6 is a cross-sectional view showing an embodiment of bump electrode formation following the steps described in Fig. 5. A barrier layer 6 is formed on the pad 2 on which the electric connection region 21 is exposed, the silicon oxide layer 31, and the silicon nitride layer 32. A bump electrode 7 is formed on barrier layer 6 according to a conventional method.

The bump electrode 7 contains gold, for example. The barrier layer 6 is formed from metals having high barrier capability and easily connected with gold, such as Ti-W, Ti-Pt, Cr, and the like. The barrier layer 6 is patterned simultaneously with the formation of the bump electrode 7.

Because the (tapered) angle A-1 of the side surface 31a for the silicon oxide layer 31 is in the range from 60° to 90° and the tapered angle A-2 of the side surface 32a for the silicon nitride layer 32 is in the range from 30° to 60° as mentioned above, a barrier layer 6 with excellent coverage can be formed without steps at a high precision. The bump electrode 7 with high reliability is obtained in this manner.

The silicon oxide layer 31 and silicon nitride layer 32 with a self-aligned step configuration can be formed by the application of the present embodiment. Therefore, a maximum area for the electric connection region 21 can be secured and a decrease in the size of pitches of the pads 2 can be ensured. This contributes to an increase in the reliability of small bump electrodes.

Fig. 7 is a cross-sectional view showing the pad in which a bump electrode is formed in the semiconductor device according to another embodiment of the present invention.

The embodiment differs from the embodiment illustrated in Fig. 1 in that the insulating layer for the passivation layer (protective insulating layer) 3 is a single layer. The same symbols are given to the parts and sections which are substantially the same as those shown in Fig. 1, and detailed descriptions for these parts and sections are omitted.

10

15

20

25

EL 484 106 698 US 15.18/5053

The passivation layer 3 is formed from one insulating layer. A silicon oxide layer or silicon nitride layer may be used as the insulating layer, with the silicon nitride layer being preferred in view of the strength and stress relaxation effect. The passivation layer 3 has a thickness sufficient for the passivation layer 3 to inhibit formation of cracks due to impact during a bump packaging operation and to relax stress. From this viewpoint, the thickness of the passivation layer 2 is preferably 1000 nm or more, and more preferably from 1000 nm to 2000 nm.

In the present embodiment, a side surface 3b of the passivation layer 3 surrounding an electric connection region 21 has a tapered configuration at an acute angle to a top surface of the pad 2. The tapered angle A-3 for the passivation layer 3 (an angle between the top surface of the pad 2 and the side surface 3b of the passivation layer 3) is preferably from 10° to 80°, and more preferably from 30° to 60°. The tapered configuration of the side surface 3b of the passivation layer 3 can improve the coverage for the barrier layer (not shown in Fig. 7) for the same reasons as described in connection with the Fig. 1 embodiment.

In the method of fabricating the semiconductor device according to this embodiment, the passivation layer 3 is formed by patterning the insulating layer by means of isotropic etching. The isotropic etching can be performed in the same manner as the etching of the silicon nitride layer 32 in the embodiment described above.

The present invention is not limited to the above-described embodiments and many modifications and variations are possible within the scope of the present invention. For instance, the bump electrode is not necessarily limited to gold, but other metals can be used as known in the art. Although a configuration with a pad in the uppermost layer of the semiconductor device was shown in the above embodiments, the present invention can be applied to the case of forming a pad on an insulation substrate or a substrate comprising a thin insulating layer. Furthermore, the passivation layer may have a three or more layered configuration. For example, a layer such as a polyimide resin layer may be provided on the uppermost layer.

What is claimed:

	_				
1	1	Α.	semiconductor	device	comparising.
1	ı.	Δ	Schilleonauctor	ucvicc.	comprising.

- a pad which is formed on an insulating layer and has an electric connection region to connect with external components; and
- a protective insulating layer which is formed on the insulating layer and the pad and has an aperture for exposing the electric connection region,
- wherein at least part of a side surface of the protective insulating layer surrounding the electric connection region is a tapered surface with an acute angle to a top surface of the pad; and
- wherein the protective insulating layer includes at least first and second insulating layers, each of which has a side surface exposed to the aperture.
- 1 2. The semiconductor device of claim 1,
- wherein an etching rate of a material forming the first insulating layer is different
- 3 from an etching rate of a material forming the second insulating layer.
- 1 3. The semiconductor device of claim 1,
- wherein the first insulating layer is formed on the insulating layer; and
- wherein the second insulating layer is formed on the first insulating layer.
- 1 4. The semiconductor device of claim 1,
- wherein the second insulating layer is larger than the first insulating layer in
- 3 thickness.
- 1 5. The semiconductor device of claim 4,
- wherein the first insulating layer has a thickness of 400 nm to 600 nm; and
- wherein the second insulating layer has a thickness of 600 nm to 1400 nm.

- 1 6. The semiconductor device of claim 1,
- wherein at least the side surface of the second insulating layer exposed to the
- 3 aperture is a tapered surface with an acute angle to the top surface of the pad.
- 1 7. The semiconductor device of claim 1,
- wherein a tapered angle between the side surface of the second insulating layer
- 3 exposed to the aperture and the top surface of the pad is smaller than a tapered angle
- between a side surface of the first insulating layer exposed to the aperture and the top
- 5 surface of the pad.
- 1 8. The semiconductor device of claim 1,
- wherein a tapered angle between the side surface of a portion of the second
- 3 insulating layer exposed to the aperture and the top surface of the pad is in the range of 30°
- 4 to 60°.
- 1 9. The semiconductor device of claim 1,
- wherein an angle between the side surface of a portion of the first insulating layer
- 3 exposed to the aperture and the top surface of the pad is in the range of 60° to 90° .
- 1 10. The semiconductor device of claim 1,
- wherein the distance between an upper end of the side surface of the first insulating
- 3 layer exposed to the aperture and a lower end of the side surface of the second insulating
- layer exposed to the aperture is in the range of $0 \mu m$ to $3 \mu m$.
- 1 11. The semiconductor device of claim 10,
- wherein the distance is in the range of 0 μ m to 1 μ m.

- 1 12. The semiconductor device of claim 1,
- wherein the aperture in the second insulating layer is larger than the aperture in the
- 3 first insulating layer.
- 1 13. The semiconductor device of claim 1,
- wherein a bump electrode is formed on the electric connection region in the pad
- 3 through a barrier layer.
- 1 14. The semiconductor device of claim 1,
- wherein the first and second insulating layer are patterned by means of the same
- 3 mask layer.
- 1 15. The semiconductor device of claim 1,
- wherein the first insulating layer is formed of a silicon oxide layer.
- 1 16. The semiconductor device of claim 1,
- wherein the second insulating layer is formed of a silicon nitride layer.
- 1 17. A semiconductor device comprising:
- a pad which is formed on an insulating layer and includes an electric connection
- 3 region with external components; and
- a protective insulating layer which is formed on the insulating layer and the pad and
- 5 includes an aperture over at least part of the electric connection region,
- 6 wherein a side surface of the protective insulating layer surrounding the electric
- 7 connection region is a tapered surface with an acute angle to a top surface of the pad.
- 1 18. The semiconductor device of claim 17,
- wherein the protective insulating layer has a thickness of 1000 nm to 2000 nm.

- 1 19. The semiconductor device of claim 17,
- wherein a tapered angle between the side surface of the second insulating layer
- 3 surrounding the electric connection region and the top surface of the pad is in the range of
- 4 10° to 80°.
- 1 20. The semiconductor device of claim 17,
- wherein a bump electrode is provided on the electric connection region of the pad
- 3 through a barrier layer.
- 1 21. The semiconductor device of claim 17,
- wherein the protective insulating layer is formed of one of a silicon oxide layer and
- 3 a silicon nitride layer.
- 1 22. A method of fabricating a semiconductor device comprising:
- 2 forming a pad with a predetermined pattern on an insulating layer;
- forming a protective insulating layer on the insulating layer and over the pad by
- 4 sequentially forming at least first and second insulating layers;
- forming a mask layer on the protective insulating layer, the mask layer having an
- 6 aperture in a region corresponding to an electric connection region of the pad; and
- 7 selectively etching the first and second insulating layers by using the mask layer as
- 8 a mask to expose the electric connection region.
- 1 23. The method of fabricating a semiconductor device of claim 22,
- wherein the second insulating layer is patterned by isotropic etching.
- 1 24. The method of fabricating a semiconductor device of claim 22,
- wherein the first insulating layer is patterned by anisotropic etching.

- 1 25. The method of fabricating a semiconductor device of claim 22,
- wherein the first and second insulating layers are continuously patterned.
- 1 26. The method of fabricating a semiconductor device of claim 22,
- wherein an etching rate of a material forming the first insulating layer is different
- 3 from an etching rate of a material forming the second insulating layer.
- 1 27. The method of fabricating a semiconductor device of claim 22,
- wherein the second insulating layer is larger than the first insulating layer in
- 3 thickness.
- 1 28. The method of fabricating a semiconductor device of claim 27,
- wherein the first insulating layer has a thickness of 400 nm to 600 nm; and
- wherein the second insulating layer has a thickness of 600 nm to 1400 nm.
- 1 29. The method of fabricating a semiconductor device of claim 22,
- wherein at least a side surface of the second insulating layer surrounding the
- 3 electric connection region has a tapered surface with an acute angle to the top surface of the
- 4 pad.
- 1 30. The method of fabricating a semiconductor device of claim 22,
- wherein a tapered angle between the side surface of the second insulating layer
- 3 surrounding the electric connection region and the top surface of the pad is smaller than a
- 4 tapered angle between the side surface of the first insulating layer surrounding the electric
- 5 connection region and the top surface of the pad.

- 1 31. The method of fabricating a semiconductor device of claim 22,
- wherein a tapered angle between the side surface of a portion of the second
- 3 insulating layer surrounding the electric connection region and the top surface of the pad is
- 4 in the range of 30° to 60° .
- 1 32. The method of fabricating a semiconductor device of claim 22,
- wherein an angle between the side surface of a portion of the first insulating layer
- 3 surrounding the electric connection region and the top surface of the pad is in the range of
- 4 60° to 90°.
- 1 33. The method of fabricating a semiconductor device of claim 22,
- wherein the distance between an upper end of the side surface of the first insulating
- 3 layer surrounding the electric connection region and a lower end of the side surface of the
- 4 second insulating layer surrounding the electric connection region is in the range of 0 μm to
- $5 \quad 3 \mu m.$
- 1 34. The method of fabricating a semiconductor device of claim 33,
- wherein the distance is in the range of 0 μ m to 1 μ m.
- 1 35. The method of fabricating a semiconductor device of claim 22,
- wherein the aperture in the second insulating layer is larger than the aperture in the
- 3 first insulating layer.
- 1 36. The method of fabricating a semiconductor device of claim 22,
- wherein a bump electrode is formed on the electric connection region in the pad
- 3 through a barrier layer.
- 1 37. The method of fabricating a semiconductor device of claim 22,
- wherein the first insulating layer is a silicon oxide layer.

1	38.	The method of fabricating a semiconductor device of claim 22,
2		wherein the second insulating layer is a nitride oxide layer.

- 1 39. A method of fabricating a semiconductor device comprising:
- 2 forming a pad with a predetermined pattern on an insulating layer;
- forming a protective insulating layer on the insulating layer over the pad;
- forming a mask layer on the protective insulating layer, the mask layer having an
- 5 aperture in a region corresponding to an electric connection region of the pad; and
- patterning the protective insulating layer by isotropic etching with the mask layer as a mask to expose the electric connection region.
- 1 40. The method of fabricating a semiconductor device of claim 39,
- wherein the protective insulating layer has a thickness of 1000 nm to 2000 nm.
- 1 41. The method of fabricating a semiconductor device of claim 39,
- wherein a tapered angle between a side surface of the insulating layer surrounding
- 3 the electric connection region and the top surface of the pad is in the range of 10° to 80° .
- 1 42. The method of fabricating a semiconductor device of claim 39,
- wherein a bump electrode is provided on the electric connection region of the pad
- 3 through a barrier layer.
- 1 43. The method of fabricating a semiconductor device of claim 39,
- wherein the protective insulating layer is formed from a material including one of a
- 3 silicon oxide layer and a silicon nitride layer.

		the state of the s	
1	44.	A bonding pad structure c	AMMENTAL COLOR
1	44	A nonding bad sinicinie c	omnorisme.
Τ.	-1-1	11 bonding pad strategic	0 P O.

- a bonding pad formed over a portion of a substrate;
- an insulating region formed over a portion of said bonding pad, wherein the
- 4 bonding pad includes an area surrounded by and uncovered by the insulating region;
- 5 the insulating region including a side surface surrounding the uncovered area of the
- 6 bonding pad, wherein at least part of the side surface is tapered and has an acute angle to a
- 7 top surface of the bonding pad.
- 1 45. The bonding pad structure of claim 44, wherein the insulating region comprises an
- 2 upper layer and a lower layer, and the side surface includes an upper layer side surface
- 3 having an acute angle to a top surface of the bonding pad and a lower layer side surface
- 4 having an acute angle to a top surface of the bonding pad.
- 1 46. The bonding pad structure of claim 45, wherein the upper layer side surface has an
- 2 angle of 30° to 60° to a surface parallel to a top surface of the bonding pad and the lower
- 3 side surface has an angle of 60° to 90° to a top surface of the bonding pad.
- 1 47. The bonding pad of structure of claim 44, wherein the at least part of the side
- 2 surface has an angle of 10° to 80° to an upper surface of said bonding pad.

10

EL 484 106 698 US 15.18/5053

Abstract

Embodiments include a semiconductor device comprising: a pad formed on an insulating layer and having an electric connection region with external components; and a protective insulating layer which has an aperture for exposing the electric connection region. The protective insulating layer may include a first insulating layer and a second insulating layer, and side surfaces of these insulating layers are exposed to the aperture. At least part of the side surfaces surrounding the electric connection region have a tapered configuration at an acute angle to a top surface of the pad. This semiconductor device not only enables reduction of the fabrication steps, but also provides a reliable passivation structure for a pad with sufficient thickness and stress relaxation characteristics.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7

